Transformerless Single-Phase Universal Active Filter with UPS Features and Reduced Number of Electronic Power Switches

W. R. N. Santos, E. M. Fernandes, E. R. C. da Silva, C. B. Jacobina, A. C. Oliveira and P. M. Santos Federal University of Piauí - UFPI

Federal University of Campina Grande - UFCG Federal University of Maranhão - UFMA

email: welflen@ufpi.edu.br and {eisenhawer, edison, jacobina, aco}@ee.ufcg.edu.br and patryckson@gmail.com

Abstract- This paper presents an universal active power filter for harmonic and reactive power compensation with UPS (Uninterrupted Power Supplies) features. The configurations does not use transformer in the series part. Transformerless modern UPS systems have been rapidly replacing the old technology due to their performance and size attributes. Reducing the numbers of passive elements and/or switches in active power filters and UPS topologies not only reduces the cost of the whole system but also provides some advantages, such as great compactness, smaller weight, and higher reliability. However, the cost reduction requires the use of more complex control strategies. The model of the proposed system is derived and it is observed that the system can be reconfigurable to operate with four or three-leg depending on the issue. A complete control system, including the PWM (Pulse-Width Modulation) techniques, is developed and a comparison between the proposed filter and the standard one is done, as well. Simulated and experimental results validate the theoretical considerations.

 $\it Keywords$ – universal active power filter, single-phase structure, uninterrupted power supplies and PWM techniques.

I. INTRODUCTION

The requirements of quality at power grids and increased sensitivity of the loads has stimulated the use of power electronics in context of power line conditioning [1]. Different equipments are used to improve the power quality, e.g., transient suppressors, line voltage regulators, uninterrupted power supplies, active filters, and hybrid filters [1], [2], [3], [4], [5], [6]. The continuous proliferation of electronic equipments either for home appliance or industrial use has the drawback of increasing the non-sinusoidal current into power grid. So, the need for economical power conditioners for single-phase systems is growing rapidly [2], [7], [8], [9], [10], [11]. Different solutions are currently proposed and used in practice applications to work out the problems of harmonics in electric grids. In the last decades, the use of active filtering techniques has became more attractive due to the technological progress in

power electronic switching devices and more efficient control algorithms.

The issue of reducing the cost has been attracting the attentions of researchers. Generally, the largest cost reduction is achieved by reducing the number of switches employed in power converter or developing topologies that employ switches with lower voltage stresses. Cost reduction is also achieved by eliminating passive components such as inductors, capacitors and transformers. Reducing the numbers of switches and passive elements in Active Power Filters (APF) and Uninterrupted Power Supplies (UPS) topologies not only reduces the cost of the whole system but also provides some other advantages such as great compactness, smaller weight, and higher reliability [12], [13], [14], [15], [16], [17]. However, the cost reduction requires the use of more complex control strategies.

Uninterrupted power supplies are widely used to supply critical loads and provide reliable and high quality energy to the load [15], [18], [19], [20]. Static UPS systems are the most commonly used UPS systems. They have a broad variety of applications from low-power personal computer and telecommunication systems, to medium-power medical systems, and to high-power utility systems. The main advantages are high efficiency, high reliability, and low THD (Total Harmonic Distortion). The static UPS systems are classified into on-line, off-line and line-interactive.

This work will focus on the study of series-parallel line-interactive UPS topology, also known as delta converter, with reduced number of switches. The idea consists in developing a reconfigurable structure where one of the converter-leg can be used to charge the battery bank without having a dedicated d.c./d.c. converter, e.g., buck-boost converter. So, the configuration composed by four-leg converter can operates with three-leg leaving one leg to charge the battery bank. When the battery bank is charged, the system returns to its original form. A mathematical modelling and complete control system, including the PWM techniques, is presented. Simulated and experimental results validate the theoretical considerations.

II. SYSTEMS MODELLING

The proposed configuration shown in Fig. 1 (a) comprise the grid (e_q, i_q) , internal grid inductance (L_q) , load Z_l (v_l, i_l) ,




Fig. 1. Single-phase universal active filter topologies with UPS features. Proposed (a) and conventional (b).

converters S_e and S_h with a capacitor bank at the d.c.-link and filters Z_e (L_e , L'_e and C_e) and Z_h (L_h , L'_h and C_h). Converter S_e is composed by switches q_e , \overline{q}_e , q'_e and \overline{q}'_e . Converter S_h is composed by switches q_h , \overline{q}_h , q'_h and \overline{q}'_h . The conduction state of all switches is represented by an homonymous binary variable, where $q\!=\!1$ indicates a closed switch while $q\!=\!0$ an open one.

The difference between the two systems, Fig. 1, relates to components reduction. The proposed configurations, Fig. 1 (a), is transformerless and presents less power switches than the conventional, Fig. 1 (b). The idea of the proposed system is to utilize one of the converter-leg to charge the battery bank - when d.c. voltage level at the battery bank is beyond the preset tolerance - avoiding the necessity to have a dedicated d.c./d.c. buck-boost converter for it. The buck-boost converter of the conventional topology is composed by switches q_{b1} and q_{b2} . The filter inductance L_{cc} is common to both configurations. The system description with the power converter operating with four and three-leg is addressed.

A. Four-leg converter operation mode

The converter pole voltages v_{e0} , v'_{e0} , v_{h0} and v'_{h0} depend on the conduction states of the power switches, that is

$$v_{e0} = (2q_e - 1)\frac{v_c}{2} \tag{1}$$

$$v_{e0}' = (2q_e' - 1)\frac{v_c}{2} \tag{2}$$

$$v_{h0} = (2q_h - 1)\frac{v_c}{2} \tag{3}$$

$$v'_{h0} = (2q'_h - 1)\frac{v_c}{2} \tag{4}$$

where v_c is the d.c.-link voltage.

From Fig. 1(a), assuming that the switches S_1 and S_2 are on and S_3 and S_4 are off, the following equations can be derived considering the system operating with four-leg:

$$v_{e0} - v'_{e0} = v_g + \left[\frac{r'_e}{2} + \frac{r_e}{2} + \left(\frac{l_e}{2} + \frac{l'_e}{2}\right)p\right]i_e - v_l - \left(\frac{r'_e}{2} + \frac{l'_e}{2}p\right)i_o(5)$$

$$v_{h0} - v_{h0}' = \left[\frac{r_h}{2} + \frac{r_h'}{2} + \left(\frac{l_h}{2} + \frac{l_h'}{2}\right)p\right]i_h + v_l + \left(\frac{r_h'}{2} + \frac{l_h'}{2}p\right)i_o(6)$$

$$v'_{e0} - v'_{h0} = -\left(\frac{r'_e}{2} + \frac{l'_e}{2}p\right)i_e + \left(\frac{r'_h}{2} + \frac{l'_h}{2}p\right)i_h + v_l + \left[\left(\frac{r'_e}{2} + \frac{r'_h}{2}\right) + \left(\frac{l'_e}{2} + \frac{l'_h}{2}\right)p\right]i_o$$
 (7)

$$v_{e0} - v_{h0} = v_g - v_l + \left(\frac{r_e}{2} + \frac{l_e}{2}p\right)i_e - \left(\frac{r_h}{2} + \frac{l_h}{2}p\right)i_h$$
 (8)

$$e_g - v_{ce} - v_l = (r_g + l_g p) i_g$$
 (9)

$$pv_{ce} = \frac{1}{C} \left(i_g + i_e \right) \tag{10}$$

$$pv_{l} = \frac{1}{C_{h}} \left(i_{g} - i_{l} + i_{h} + i_{o} \right) \tag{11}$$

where p=d/dt, $v_g=e_g-r_gi_g-l_gpi_g$, $v_l=v_{ch}$ and i_l is calculated using the load model which can be linear or nonlinear; and symbols like r and l represent resistances and inductances of the inductors L_g , L_e , L_e , L_h and L_h' . The circulating current i_o is defined by

$$i_o = i_e + i'_e = -(i_h + i'_h)$$
 (12)

The resultant circulating voltage model is obtained by

adding (5)-(8):

$$v_{o} = v'_{e0} + v_{e0} - v'_{h0} - v_{h0}$$

$$v_{g} + \left[\left(\frac{r'_{e}}{2} + \frac{r'_{h}}{2} \right) + \left(\frac{l'_{e}}{2} + \frac{l'_{h}}{2} \right) p \right] i_{o}$$

$$+ \left[\left(\frac{r_{e}}{2} - \frac{r'_{e}}{2} \right) + \left(\frac{l_{e}}{2} - \frac{l'_{e}}{2} \right) p \right] i_{e}$$

$$- \left[\left(\frac{r_{h}}{2} - \frac{r'_{h}}{2} \right) + \left(\frac{l_{h}}{2} - \frac{l'_{h}}{2} \right) p \right] i_{h}$$
(13)

The voltage v_o is used to compensate the circulating current i_o . The demonstration of this current can be seen in appendix of [16].

From the point of view of the controllers, the voltages: $v_e =$ $v_{e0} - v'_{e0}$ (converter S_e) is used to regulate and compensate the load voltage v_l , $v_h = v_{h0} - v'_{h0}$ (converter S_h) regulates and controls the grid current in order to maintain the power factor close to one and $v_o = v'_{e0} + v_{e0} - v'_{h0} - v_{h0}$ (converter $S_e + S_h$) is used to cancel or gather the circulating current i_o

In the balanced case, filter inductors are equal $(L_e = L'_e)$ and $L_h = L'_h$) and the circulating voltage model become more simple, that is,

$$v_o = v_g + \left[\left(\frac{r_e}{2} + \frac{r_h}{2} \right) + \left(\frac{l_e}{2} + \frac{l_h}{2} \right) p \right] i_o$$
 (14)

Thus, it can be noted that to minimize the circulating current i_o , the voltage v_o must be equal to v_g , i.e.

$$v_o = v_q \tag{15}$$

When $i_o = 0$ $(i_e = -i'_e, i_h = -i'_h)$ the system model becomes:

$$v_{e0} - v'_{e0} = v_q + (r_e + l_e p)i_e - v_l$$
(16)

$$v_{h0} - v'_{h0} = (r_h + l_h p)i_h + v_l \tag{17}$$

$$e_q - v_{ce} - v_l = (r_q + l_q p)i_q$$
 (18)

$$pv_{ce} = \frac{1}{C_e} (i_g + i_e)$$
 (19)

$$pv_l = \frac{1}{C_h} (i_g - i_l + i_h) \tag{20}$$

This model is quite similar to the model of the conventional filter with an ideal transformer. Therefore, we can use $v_e =$ $v_{e0}-v_{e0}^{\prime}$ (converter S_e) to regulate the load voltage and $v_h = v_{h0} - v'_{h0}$ (converter S_h) to control the power factor and harmonics of i_g as in the conventional filter.

B. Three-leg converter operation mode

The system composed by three-leg works similar but, in this case, it has a shared-leg used by both converters (series and parallel filter) and a free-leg which is used to charge the battery bank when needed. The converter pole voltages v'_{e0} , v_{h0} and v'_{h0} depend on the conduction states of the power switches and may be expressed as

$$v_{e0}' = (2q_e' - 1)\frac{v_c}{2} \tag{21}$$

$$v_{e0} = (2q_e - 1)\frac{v_c}{2} \tag{22}$$

$$v'_{h0} = (2q'_h - 1)\frac{v_c}{2} \tag{23}$$

Assuming that the system operates with three-legs, considering the switches S_1 and S_3 are on and S_2 and S_4 are off, can write the following equations:

$$v_{e0} - v'_{e0} = v_g - v_l + \left(\frac{r_e}{2} + \frac{l_e}{2}p\right)i_e - \left(\frac{r'_e}{2} + \frac{l'_e}{2}p\right)i'_e$$
 (24)

$$v'_{e0} - v'_{h0} = v_l + \left(\frac{r'_e}{2} + \frac{l'_e}{2}p\right)i'_e - \left(\frac{r'_h}{2} + \frac{l'_h}{2}p\right)i'_h \tag{25}$$

$$v_{e0} - v'_{h0} = v_g + \left(\frac{r_e}{2} + \frac{l_e}{2}p\right)i_e - \left(\frac{r'_h}{2} + \frac{l'_h}{2}p\right)i'_h$$
 (26)

$$e_g - v_{ce} - v_l = (r_g + l_g p)i_g$$
 (27)

$$pv_{ce} = \frac{1}{C_e}(i_g + i_e)$$
 (28)

$$pv_l = \frac{1}{C_h} (i_g - i_l) \tag{29}$$

where p=d/dt, $v_g=e_g-r_gi_g-l_gpi_g$, $v_l=v_{ch}$ and i_l is calculated using the load model which can be linear or nonlinear. For this case, it is noted by the equations that there is no circulation current i_o .

III. PWM STRATEGY

This section presents the PWM Strategy for different modes of operations. Firstly, the system starts as four-leg converter and when is need to charge the bank of batteries it is reconfigurable to operate as three-leg. The descriptions of these modes of operations are presented as following.

A. Four-leg converter operation mode

Pulse-widths of gating signals can be directly calculated

from the pole voltages $v_{e0}^{*\prime}, v_{e0}^{*}, v_{h0}^{*\prime}$ and v_{h0}^{*} . Considering that v_{e}^{*} , v_{h}^{*} and v_{o}^{*} denote the reference voltages requested by the controllers (see Section IV), it comes

$$v_{e0}^* - v_{e0}^{*\prime} = v_e^* \tag{30}$$

$$v_{h0}^* - v_{h0}^{*\prime} = v_h^* \tag{31}$$

$$v_{e0}^{*\prime} + v_{e0}^* - v_{h0}^{*\prime} - v_{h0}^* = v_o^*.$$
 (32)

Such equations are sufficient to determine the four pole voltages v_{e0}^* , $v_{e0}^{*\prime}$, $v_{h0}^{*\prime}$, and $v_{h0}^{*\prime}$. Introducing an auxiliary variable v_x^* and choosing $v_{e0}^{*\prime}=v_x^*$, it can be written

$$v_{e0}^* = v_e^* + v_x^* \tag{33}$$

$$v_{e0}^{*\prime} = v_x^* \tag{34}$$

$$v_{h0}^* = \frac{v_e^*}{2} + \frac{v_h^*}{2} - \frac{v_o^*}{2} + v_x^* \tag{35}$$

$$v_{h0}^{*\prime} = \frac{v_e^*}{2} - \frac{v_h^*}{2} - \frac{v_o^*}{2} + v_x^* \tag{36}$$

Two methods are presented in order to choose v_x^* .

Method A: General approach

In this approach, the reference voltage v_x^* is calculated by taking into account the maximum $v_c^*/2$ and minimum $-v_c^*/2$ value of the pole voltages, then:

$$v_{x\,\text{max}}^* = v_c^* / 2 - v_{\text{max}}^* \tag{37}$$

$$v_{x\,\text{min}}^* = -v_c^*/2 - v_{\text{min}}^* \tag{38}$$

where v_c^* is the reference d.c.-link voltages, $v_{\max}^* = \max \vartheta$ and $v_{\min}^* = \min \vartheta \text{ with } \vartheta = \{v_e^*, 0, v_e^*/2 + v_h^*/2 - v_o^*/2, v_e^*/2 - v_o^*/2, v_e^*/2, v_e^*/2 - v_o^*/2, v_e^*/2 - v_o^*/2, v_e^*/2, v_e^*/2 - v_o^*/2, v_e^*/2, v$ $v_h^*/2 - v_o^*/2$.

After v_x^* is selected, all pole voltages are obtained from (33)-(36). Then, v_x^* can be chosen equal to $v_{x\,\mathrm{max}}^*$, $v_{x\,\mathrm{min}}^*$ or $v_{x\text{ave}}^* = (v_{x \text{ max}}^* + v_{x \text{ min}}^*)/2$. Note that when $v_{x \text{ max}}^*$ or $v_{x \text{ min}}^*$ is selected, one of the converter-leg operates with zero switching frequency. On the other hand, operation with $v_{x ext{ave}}^{*}$ generates pulse voltage centered in the sampling period that can improve the THD of voltages.

The maximum and minimum values can be alternatively used. For example, during the time interval τ choose $v_x^* =$ $v_{x\,\mathrm{max}}^*$ and in the next choose $v_x^* = v_{x\,\mathrm{min}}^*$. The interval τ can be made equal to the sampling period (the smallest value) or multiple of the sampling period to reduce the average switching frequency.

Once v_x^* is chosen, pole voltages $v_{e0}^{*\prime}$, v_{e0}^* , $v_{h0}^{*\prime}$ and v_{h0}^* are defined from (33)-(36). Since the pole voltages have been defined, pulse-widths τ_e , τ'_e , τ_h and τ'_h can be calculated by:

$$\tau_e = \frac{T}{2} + \frac{T}{v_c} v_{e0}^* \tag{39}$$

$$\tau_e' = \frac{T}{2} + \frac{T}{v_c} v_{e0}^{*\prime} \tag{40}$$

$$\tau_h = \frac{T}{2} + \frac{T}{v_c} v_{h0}^* \tag{41}$$

$$\tau_h' = \frac{T}{2} + \frac{T}{v_h} v_{h0}^{*\prime} \tag{42}$$

Alternatively, the gating signals can be generated by comparing the pole voltage with a high frequency triangular carrier signal.

Method B: Local approach

In this case, the voltage v_{xs}^{*} is calculated by taking into account its maximum and minimum values in the series or shunt side. For example, if the series side is considered (s = e)then $v_{xe \max}^* = \max \vartheta_e$ and $v_{xe \min}^* = \min \vartheta_e$ with $\vartheta_e =$ $\{v_e^*,0\} \text{ and if the shunt side } (x=h) \text{ is considered } v_{xh\,\text{max}}^* = \max \vartheta_h \text{ and } v_{xh\,\text{min}}^* = \min \vartheta_h \text{ with } \vartheta_h = \{v_e^*/2 + v_h^*/2 - v_o^*/2, v_e^*/2 - v_h^*/2 - v_o^*/2\}.$ Besides these voltages, voltage $\boldsymbol{v}_{\boldsymbol{x}}^*$ must also obey the other converter side. Then, these limits can be obtained directly from $v_{x \max}^*$ and $v_{x \min}^*$ from (37) and

The algorithm for this case is given by:

- 1) Choose the converter side to be the THD optimized and calculate v_{xs}^* between $v_{xs\,\mathrm{max}}^*$, $v_{xs\,\mathrm{min}}^*$ or $v_{xs\mathrm{ave}}^*$ $(v_{xs\,\text{max}}^* + v_{xs\,\text{min}}^*)/2.$
- 2) Calculate the limits $v_{x \max}^*$ and $v_{x \min}^*$ from (37) and
- 3) Do $v_{xs}^* = v_{x\,\mathrm{max}}^*$ if $v_{xs}^* > v_{x\,\mathrm{max}}^*$ and $v_{xs}^* = v_{x\,\mathrm{min}}^*$ if $v_{xs}^* < v_{x\min}^*$.
- 4) Do $v_x^* = v_{xs}^*$.
- 5) Determine the pole voltage and the gating signal as in previous method.

B. Three-leg converter operation mode

The pulse-widths of the gating signals can be directly calculated from the voltage referred to the d.c.-bus midpoint, which is given by the desired voltages for the grid and loads. If the desired phase voltages are specified as v_e^* e v_h^* then the reference midpoint voltages can be expressed as

$$v_{e0}^{\prime *} = v_e^* + v_{e0}^* \tag{43}$$

$$v_{h0}^{\prime *} = v_h^* + v_{e0}^* \tag{44}$$

Note that these equations cannot be solved unless v_{e0}^{*} is specified. Relations (43) and (44) can be formulated as

$$v_{e0}^{\prime *} = v_e^* + v_\mu^* \tag{45}$$

$$v_{h0}^{\prime *} = v_h^* + v_u^* \tag{46}$$

$$v_{e0}^* = v_{\mu}^* \tag{47}$$

The problem to be solved is to determine $v_{e0}^{\prime}^{*}$, $v_{h0}^{\prime}^{*}$ and v_{e0}^{*} from (45) - (47), once the desired voltage v_e^* and v_h^* have been specified. In the following, two techniques will be presented for generating the PWM gating signals for the converters.

Method A: General approach

The voltage v_{μ}^{*} can be calculated taking into account the general apportioning factor μ , that is

$$v_{\mu}^{*} = E\left(\mu - \frac{1}{2}\right) - \mu v_{\text{max}}^{*} + (\mu - 1)v_{\text{min}}^{*}$$
 (48)

where: $v_{\max}^* = \max(v_e^*, v_h^*, 0)$ and $v_{\min}^* = \min(v_e^*, v_h^*, 0)$. The apportioning factor μ $(0 \le \mu \le 1)$ is given by

$$\mu = \frac{t_{oi}}{t_o} \tag{49}$$

and indicates the distribution of the general free-wheeling period t_o (period in which voltages v'_{e0} , v_{h0} and v_{e0} are equals) between the beginning $(t_{oi}=\mu t_o)$ and the end $(t_{of} = (1 - \mu) t_o)$ of the switching period. The apportioning factor can be changed as a function of the modulation index (μ) to reduce the THD of both converter voltages.

In this case, the proposed algorithm is:

- 1) Choose the general apportioning factor μ and calculate v_{μ}^{*} from (48).
- 2) Determine v'_{e0}^* , v'_{h0}^* and v^*_{e0} from (45) (47).
- 3) Finally, once the midpoint voltage have been determined, calculate pulse-widths τ_e , τ'_e and τ'_h .

$$\tau_e = \frac{T}{2} + \frac{T}{E} v_{e0}^* \tag{50}$$

$$\tau_e' = \frac{T}{2} + \frac{T}{E} v_{e0}'^* \tag{51}$$

$$\tau_h' = \frac{T}{2} + \frac{T}{E} v_{h0}'^* \tag{52}$$

Method B: Local approach

The voltage v_{μ}^{*} can be calculated taking into account the local apportioning factor μ_{s} :

- 1) for the grid $\mu_s = \mu_e$, dividing (splitting) the period t_{oe} , in which the voltages v'_{e0} and v_{e0} are equal, at the beginning $(t_{oie} = \mu_e t_{oe})$ and at the end $(t_{ofe} = (1 \mu_e) t_{oe})$ of the switching period.
- 2) for the load $\mu_s = \mu_h$, splitting the period t_{oh} , in which the voltages v'_{h0} and v_{e0} are equal, at the beginning $(t_{oih} = \mu_h t_{oh})$ and at the end $(t_{ofh} = (1 \mu_h) t_{oh})$ of the switching period.

Thus, the reference voltage v_{us}^* can be expressed by:

$$v_{\mu s}^{*} = E\left(\mu_{s} - \frac{1}{2}\right) - \mu_{s} v_{s \max}^{*} + (\mu_{s} - 1) v_{s \min}^{*}$$
 (53)

where $v_{s\,\mathrm{max}}^* = \max V_e$ and $v_{s\,\mathrm{min}}^* = \min V_g$ if s=e or $v_{s\,\mathrm{max}}^* = \max V_h$ and $v_{s\,\mathrm{min}}^* = \min V_h$ if s=h, where $V_e=\{v_e^*,0\}$ and $V_h=\{v_h^*,0\}$. Besides (53), the voltage $v_{\mu s}^*$ must also obey the other converter side. Then, from (45) and (46) the limits for $v_{\mu s}^*$ can be calculated

for s = e:

$$v_{\mu s \max}^* = \frac{E}{2} - v_h^* \tag{54}$$

$$v_{\mu s \min}^* = -\frac{E}{2} - v_h^* \tag{55}$$

for s = h:

$$v_{\mu s \max}^* = \frac{E}{2} - v_e^* \tag{56}$$

$$v_{\mu s \min}^* = -\frac{E}{2} - v_e^* \tag{57}$$

In this case, it is possible to control how the harmonic distortion is divided by both converters. So, the proposed algorithm is:

- 1) Choose the local apportioning factor μ_s so that grid or load converter is optimized, calculate $v_{\mu s}^*$ from (48).
- 2) Determine v_{e0}^{\prime} , v_{h0}^{\prime} and v_{e0}^{*} from (45) (47) using $v_{\mu}^{*} = v_{\mu s}^{*}$.
- 3) Use Step 3 of Method A.

IV. OVERALL CONTROL STRATEGY

As mentioned in the previous sections, the modes of operation of the converter is defined by the system functionality. The system can operate with four or three-leg depend on the need; or in case of grid voltage fault, the battery bank is used to supply energy to the d.c.-bus capacitor voltage and inverter in order to maintain the desirable voltage to the load.

The description of the operation mode of the proposed circuit can be observed at Fig. 2. The image in gray represents the section of the circuit that is not in use. Four operation modes are presented. In Fig. 2(a), the system operates with

four-leg. In three-leg mode, presented at Fig 2(b), the free-leg denoted by h is not in use. At Fig. 2(c), the system is still operating in three-leg mode and the free-leg is used to charge the battery bank, operating as buck converter. Finally, assuming the battery charged, the Fig. 2(d) presents the condition in which the energy is transferred from the battery bank to the load via inverter, considering the failure at the a.c. input. At this mode, the leg h works as boost converter.




Fig. 3. Control block diagram of the proposed configuration.

The proposed system control is shown in 3. The mode of operation of the converter is determined by the state of switch S_c . If S_c is in position 1, the converter operates according to the four-leg mode. If S_c is in position 2, the selected mode is three-leg. The disconnection of the circulating current control block makes possible to use the shared-leg to charge the battery bank.

For the system operating with four-leg, switches S_a , S_b and S_c in position 1, the capacitor d.c.-link voltage v_c ($v_c = E$) is adjusted to a reference value by using the controller R_c , which is a standard PI type controller. This controller provides the amplitude of the reference current I_g^* . For the power factor and harmonic control the instantaneous reference current i_g^* must be synchronized with voltage e_g . This is performed by the block GEN-g, from a PLL scheme. From the synchronization with e_g and the amplitude I_g^* , the current i_g^* is generated. The current controller is implemented by using the controller indicated by block R_i . The controller R_i is a double sequence digital current controller employed in [21]. Thus current controller defines the input reference voltage v_h^* .

The instantaneous reference load voltage v_l^* can be determined by using the rated optimized load angle δ_l plus the information θ_g from block SYN and the defined load amplitude V_l^* . The block GEN-l uses the input information to generate the desired reference load voltage v_l^* . The homopolar current i_o is controlled by controller R_o , that determines voltage v_o^* responsible to minimize the effect of the circulating current i_o , maintaining this current near to zero. All these voltages are applied to PWM block to determine the conduction states of the converter's switches.

When the switch S_c is in position 2, three-leg mode of operation occurs. The d.c./d.c. buck converter is used to charge the battery bank. The free-leg makes the d.c.-bus voltage V_{cc} to be stepped down in its average value to supply the d.c.-battery




Fig. 2. Description of modes of operations: a) Four-leg mode; b)Three-leg mode; c) Three-leg mode charging the battery bank; d) Failure at the a.c. input.

bank according to $V_{bat} = DV_{cc}$. The battery voltage V_{bat} is directly proportional to duty ratio D. In the stored-energy mode of operation, when the a.c. input voltage is beyond the permissible tolerance range, the switch S_1 disconnects the a.c. input, transferring the energy from the battery bank to the load via inverter. Since the battery voltage is low, it is first requires to be boosted to high d.c. voltage for the proper operation of the d.c./a.c. inverter, now responsible to supply the load. The low battery voltage V_{bat} is boosted to high d.c. voltage V_{cc} according to $V_{cc} = V_{bat}/(1-D)$.

When both switches S_a and S_b are in position 2, situation in what the a.c. input voltage failure, the load is supplied by battery bank and inverter. At this point, the converter S_h who was responsible for regulating the grid current and the d.c.-bus voltage is now responsible for maintaining the voltage applied to the load.

V. SIMULATION RESULTS

The proposed configuration was simulated using PSIM software with the following parameters described in TABLE

 $\label{eq:TABLE} \textbf{TABLE I}$ Parameters of the simulated system.

Parameter	Value
DC-bus voltage	300V
Battery bank voltage	48V
Inductance filter	5.0mH
Capacitor filter	70uF
Grid - voltage/frequency (e_g)	110V/60Hz
Harmonic component - amplitude/frequency	$0.2e_g/180Hz$
Load voltage (v_l)	110V
Power	1.2kVA
RL load	$15\Omega/2.0\text{mH}$
Diode bridge rectifier connected to RLC	15Ω/2.0mH/2.0mF

I. This configurations does not use transformer in the series connection and consist of four-leg converter. The converter can be reconfigured to work with three-leg in order to use the free-leg to charge the battery bank when needed. The free-leg is used to compose the buck converter controlling the duty ratio of the upper switch while the lower is idle. Some simulation results are now presented in Figs. 4, 5, 6 and 7. In the simulation results, the capacitors were selected

as $C=2200\mu F$ and the switching frequency employed was 15kHz. In each figures, there are four subfigures that describe




Fig. 4. Simulation results of the proposed system: grid voltage (e_g) and grid current (i_g) .

the behavior of the system at certain intervals described as: (a) converter mode of operation of four-leg to three-leg (both switches S_2 and S_3 will be open) - the shared-leg is denoted by e and the free-leg is h, (b) storing-mode of operation (switch S_3 will be close), (c) converter mode of operation of threeleg to four-leg (both switches S_2 and S_3 will be close) and (d) the fault at a.c. input grid voltage with its disconnction from switch S_1 . In Fig 4 is presented the grid voltage, with a disturbance of 20% of third harmonic, and current with power factor control near to unity. The THD of grid current is 3.91% and the load current and voltage THD are equal to 31,02% and 2,54%. During the storing-mode of operation, when the d.c. voltage level at the battery bank is beyond the preset tolerance, it is observed a certain increase at the grid current amplitude i_a , it happens because at this mode of operation the system needs to drain more current to maintain the voltage at d.c.-bus capacitors and to charge the d.c.-battery bank (Figs. 4 and 5). During this stage, the grid current THD increases a little to 4.36%. The load and grid voltages are also shown in Fig 6. In all subfigures labeled as (d) are described the moment when the fault at a.c. grid voltage occurs and the load is supplied by boost converter via free-leg and inverter maintaining the load voltage at desired value.

The d.c.-bus voltage is shown in Fig. 7. At time t_1 , it is depicted converter mode of operation of four to three-leg. During t_2 - t_3 , it observed the interval the battery bank is being charged. The change in the mode of operating of three-leg to four-leg occurs at t_4 . The battery charging voltage is 48 V_{cc} as observed in Fig. 7 (b). The presented result illustrates only the interval the battery bank is being charged taking as reference the coupling point connection hB, see Fig. 1(a). Finally, at t_5 , where the a.c. grid voltage failure, it is show the instant the system is supplied by battery bank and inverter which keeps the voltage to the load at the desired value.




Fig. 5. Simulation results of the proposed system: grid current (i_g) and load current (i_l) .




Fig. 6. Simulation results of the proposed system: grid voltage (e_g) and load voltage (v_l) .





Fig. 7. Simulation results of the proposed system: a) d.c.-bus voltage. b) battery-bank voltage - storing-mode of operation (from the coupling point hB).

TABLE II
PARAMETERS OF THE TEST BENCH.

Parameter	Value
DC-bus voltage	250V
Battery bank voltage	48V
Inductance filter	7.0mH
Capacitor filter	70uF
Grid - voltage/frequency (e_g)	110V/60Hz
Harmonic component - amplitude/frequency	$0.2e_g/180Hz$
Load voltage (v_l)	110V
Power	1.2kVA
RL load	$15\Omega/2.0\text{mH}$
Diode bridge rectifier connected to RLC	$15\Omega/2.0 \text{mH}/2.0 \text{mF}$

VI. EXPERIMENTAL RESULTS

In this section, experimental results of the proposed system are presented. The system operates at four-legs mode which is reconfigurable to operate with three-legs in order to charge the battery bank performing voltage and current compensation. The proposed topology, Fig. 1(a), has been tested by using a microcomputer-based system which is equipped with dedicated boards, in order to generate the control signals. The system have twelve sensors (six current and six voltage sensors), interface card and data acquisition boards, and two static converters each one with three-leg, see Fig. 8. In the






Fig. 8. Experimental platform in laboratory:(a) Schematic diagram of the converter via PC-based control, (b) Picture of the topology.

experimental tests, the capacitors were selected as $C=2200\mu F$ and the switching frequency employed was 15kHz. The system parameters are presented in TABLE II.

In Fig. 9 are shown the grid current (i_g) , the grid voltage (e_g) , the load current (i_l) and the load voltage (v_l) . The grid voltage has been obtained from a disturbance voltage source and even in the presence of 20% of third harmonic voltage




Fig. 9. Experimental results of the proposed system: grid voltage (e_g) and grid current (i_g) [top]; load voltage (v_l) and load current (i_l) [bottom]. Vertical: 100 V/div and 5A/div.

at grid; the grid current and the load voltage present the waveform characteristic close to sinusoidal and with power factor control close to one. The grid current THD is 4.36%, while the load current presents THD equal to 29.94%. The load voltage THD, for this case, is equal to 2.98%. The voltage




Fig. 10. Experimental results of the proposed system: battery bank voltage (v_{bat}) and d.c.-bus voltage (v_{cc}) . Horizontal: 5ms/div.




Fig. 11. Experimental results of the proposed system: load voltage (v_l) and load current (i_l) . Vertical: 100 V/div and 5A/div.

of both d.c.-bus voltage and battery bank during the storing - mode of operation are indicated in Fig. 10. For the d.c.-bus voltage and battery bank control it was chosen $250V_{cc}$ and $48V_{cc}$, respectively. After the fault at a.c. grid voltage the inverter via boost converter keeps the desired voltage to the load, as shown in Fig. 11.

VII. CONCLUSIONS

An universal active power filter for harmonic and reactive power compensation with UPS features for single-phase system has been presented. The proposed configuration is a transformerless delta converter with reduced number of components that that emulates the buck-boost converter from

the shared-leg. The system modelling of the proposed system shows that the circulating current can be controlled to a level near to zero. The control of the circulating current is accomplished by the voltage $v_o = v'_{e0} + v_{e0} - v'_{h0} - v_{h0}$ (converters $S_e + S_h$) in order to control the i_o close to zero. In the three-legs mode of operation, the circulating current does not exist. A suitable control strategy for the proposed system, including PWM techniques has also been presented. The system can be reconfigurable to operate with four or three-leg leaving the free-leg to charge the battery bank without having a dedicated d.c./d.c. buck-boost converter. The configuration produces satisfactory results. The proposed solution has the advantage of reducing volume and cost in comparison to the conventional UAPF. Simulated and experimental results have been presented and validates the operation of the proposed system.

REFERENCES

- [1] H. Akagi, "Trends in active power line conditioners," *IEEE Trans. Power Electron.*, vol. 9, no. 3, pp. 263–268, May 1994.
- [2] B. Singh, K. Al-Haddad, and A. Chandra, "A review of active filters for power quality improvement," *IEEE Trans. Ind. Electron.*, vol. 46, no. 5, pp. 960–971, Oct. 1999.
- [3] Z. Pan, F. Z. Peng, and S. Wang, "Power factor correction using a series active filter," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 148–153, Jan. 2005.
- [4] S. Fukuda and T. Yoda, "A novel current-tracking method for active filters based on a sinusoidal internal model," *IEEE Trans. Ind. Appl.*, vol. 37, pp. 888–895, 2001.
- [5] H. Komurcugil and O. Kukrer, "A new control strategy for single-phase shunt active power filters using a lyapunov function," *IEEE Trans. Ind. Electron.*, vol. 53, no. 1, pp. 305–312, Dec. 2006.
- [6] L. Asiminoaei, F. Blaabjerg, and S. Hansen, "Detection is key harmonic detection methods for active power filter applications," *IEEE Ind. Appl. Magazine*, vol. 13, no. 4, pp. 22–33, July-Aug. 2007.
- [7] J.-C. Wu and H.-L. Jou, "Simplified control method for the single-phase active power filter," *IEE Proc Electric Power Appl.*, vol. 143, no. 3, pp. 219–224, May 1996.
- [8] D. Torrey and A. Al-Zamel, "Single-phase active power filters for multiple nonlinear loads," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 263–272, May 1995.
- [9] L. P. Kunjumuhammed and M. K. Mishra, "A control algorithm for single-phase active power filter under non-stiff voltage source," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 822 – 825, May 2006.
- [10] C. Zhang, C. Qiaofu, Z. Youbin, L. Dayi, and X. Yali, "A novel active power filter for high-voltage power distribution systems application," *IEEE Trans. Power Deliv.*, vol. 22, no. 2, pp. 911 – 918, April 2007.
- [11] M. Cirrincione, M. Pucci, and G. Vitale, "A single-phase dg generation unit with shunt active power filter capability by adaptive neural filtering," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2093 – 2110, May 2008.
- [12] A. Nasiri, S. B. Bekiarov, and A. Emadi, "A new reduced parts on-line single-phase ups system," *Industrial Electronics Society*, 2003. IECON '03. The 29th Annual Conference of the IEEE, vol. 1, pp. 688 – 693, 2003
- [13] ——, "Reduced parts single-phase series-parallel ups systems with active filter capabilities," *Telecommunications Energy Conference*, 2003. INTELEC '03. The 25th International, pp. 366 – 372, 2003.
- [14] —, "Reduced parts three-phase series-parallel ups system with active filter capabilities," *Industry Applications Conference*, 2003. 38th IAS Annual Meeting. Conference Record of the, vol. 2, pp. 963 – 969 vol.2, oct. 2003.
- [15] A. Nasiri, "Digital control of three-phase series-parallel uninterruptible power supply systems," *Power Electronics, IEEE Transactions on*, vol. 22, no. 4, pp. 1116–1127, July 2007.
- [16] W. Nogueira Santos, E. Cabral da Silva, C. Brandao Jacobina, E. de Moura Fernandes, A. Cunha Oliveira, R. Rocha Matias, D. Franca Guedes Filho, O. Almeida, and P. Marinho Santos, "The transformerless single-phase universal active power filter for harmonic and reactive power compensation," *Power Electronics, IEEE Transactions on*, vol. 29, no. 7, pp. 3563–3572, July 2014.

- [17] L. Limongi, L. da Silva Filho, L. Genu, F. Bradaschia, and M. Caval-canti, "Transformerless hybrid power filter based on a six-switch two-leg inverter for improved harmonic compensation performance," *Industrial Electronics*, *IEEE Transactions on*, vol. 62, no. 1, pp. 40–51, Jan 2015.
- [18] W. Nie and Z. Wang, "A research on circuit topology of new single-phase dual inverters ups," in *Computer Science and Service System (CSSS)*, 2011 International Conference on, june 2011, pp. 1971 –1974.
- [19] E. R. da Silva, W. R. dos Santos, C. B. Jacobina, and A. C. Oliveira, "Single-phase uninterruptible power system topology concepts: Application to an universal active filter," in *Energy Conversion Congress and Exposition (ECCE)*, 2011 IEEE, sept. 2011, pp. 3179 –3185.
- [20] S. da Silva, R. Barriviera, R. Modesto, M. Kaster, and A. Goedtel, "Single-phase power quality conditioners with series-parallel filtering capabilities," in *Industrial Electronics (ISIE)*, 2011 IEEE International Symposium on, june 2011, pp. 1124 –1130.
- [21] C. B. Jacobina, M. B. R. Correa, T. M. Oliveira, A. M. N. Lima, and E. R. C. da Silva, "Current control of unbalanced electrical systems," in *Conf. Rec. IEEE-IAS Annu. Meeting*, 1999, pp. 1011–1017.



Welflen Ricardo Nogueira Santos was born in São Luís-MA, Brazil, in 1979. He has technical/professionalizing course in Electrotechnic and he received the B.S. degree in Electrical Engineering from Federal Center of Technological Education of Maranhão, São Luís-MA, Brazil, in 1998 and 2004, respectively. M.Sc. and Ph.D. degrees in Electrical Engineering from the Federal University of Campina Grande, Campina Grande-PB, Brazil, in 2006, and 2010, respectively. Since July 2010, he has been with the Coordination of Electrical Engineering,

Federal University of Piauí, Teresina, Brazil, where he is now Professor of Electrical Engineering Course. He also worked as Maintenance Coordinator of University Hospital of Federal University of Piauí, Teresina-PI, Brazil, from 2011 to 2013. He was in China, by invitation of Siemens/Trench, to participate of technical inspections (type and routine tests according to international standards) about equipments of Siemens/Trench manufacture, in voltage levels of 69 kV to 500 kV. The inspections were done in Trench factory and Shenyang Institute Co. laboratory, during the period of 16 June to 21 July 2014, in Shenyang, China. He is reviewer of the journals SOBRAEP - Power Electronics (Printed), ELSEVIER - International Journal of Electrical Power and Energy Systems and IEEE Transactions on Power Electronics. His research interests include Power Electronics, Power Systems, Control Systems, Industrial Automation and Electrical Drives.



Eisenhawer de Moura Fernandes (M'14) was born in Brazil in 1981. He received his M.Sc. and Ph.D. degrees in Electrical Engineering from Federal University of Campina Grande (UFCG), Brazil, in 2006 and 2011, respectively. Since 2008 he is with Department of Mechanical Engineering (UFCG), Brazil. In 2013, he was Visiting Professor at the Department of Mechanical Engineering of the University of Wisconsin-Madison, USA, engaged in a research project on self-sensing control of PM motors. His research interests are Power Electronics,

Motor Drives, Control Systems and Electronic Instrumentation.



Edison Roberto Cabral da Silva (SM'95-F'03) received the B.S.E.E. degree from the Polytechnic School of Pernambuco, Recife, Brazil, in 1965, the M.S.E.E. degree from the University of Rio de Janeiro, Brazil, in 1968, and the Dr. Eng. degree from the University Paul Sabatier, Toulouse, France, in 1972. From 1967 to 2002, he was with the Electrical Engineering Department, Federal University of Parafba, Brazil. From 2002 to 2012, he was with the Electrical Engineering Department, Federal University of Campina Grande, Brazil, where he

is a Professor Emeritus. He was Director of the Research Laboratory on Industrial Electronics and Machine Drives for 30 years. In 1990 he was with COPPE, Federal University of Rio de Janeiro, Brazil, and from 1990 to 1991, he was with WEMPEC, University of Wisconsin-Madison, as a Visiting Professor. He was the General Chairman of the 1984 Joint Brazilian and Latin-American Conference on Automatic Control, sponsored by the Automatic Control Brazilian Society (SBA), of the IEEE Power Electronics Specialists Conference (PESC) in 2005 and of the Brazilian Conference on Automatic Control in 2012. He is a Past-President of SBA. His current research work is in the area of power electronics and motor drives.



Cursino Brandão Jacobina (S'78-M'78-SM'98) was born in Correntes, Pernambuco, Brazil, in 1955. He received the B.S. degree in electrical engineering from the Federal University of Paraíba, Campina Grande, in 1978, and the Diplôme d'Etudes Approfondies, and the Ph.D. degrees from Institut National Polytechnique de Toulouse, Toulouse, France, in 1980 and 1983, respectively. From 1978 to March 2002, he was with the Department of Electrical Engineering, Federal University of Paraíba, Campina Grande. He has been with the Department of Elec-

trical Engineering, Federal University of Campina Grande, Campina Grande, since April 2002, where he is currently a Professor of electrical engineering. His research interests include electrical drives, power electronics, and energy systems.



Alexandre Cunha Oliveira was born in Fortaleza, Ceará, Brazil, in 1970. He received the Bachelor's, Master's and Ph.D.degrees in electrical engineering from the Federal University of Paraíba, Campina Grande, Paraíba, Brazil, in 1993, 1995, 2003, respectively. From 1996 to 2004, he has been a Faculty Member with the Electrical Engineering Department, Centro Federal de Educação Tecnológica of Maranhão, Brazil. Since November 2004, he has been with the Electrical Engineering Department of Federal University of Campina Grande, Campina

Grande, Paraíba, Brazil, where he is now Professor of Electrical Engineering Course. His research interests include electrical drives, power electronics, control systems and energy quality.



Patryckson Marinho Santos was born in São Luís, Brazil, in 1981. He received the B.S. Degree in industrial electrical engineering from Federal Center of Technological Education of Maranhão, São Luís, Brazil, in 2004, and MSc. degree from Federal University of Campina Grande, Campina Grande, Brazil, in 2006. From 2006 to 2007, he was with the Electrical Engineering Department, Federal University of Vale do São Francisco. Since 2007, he was been with the Electrical Engineering Department, Federal University of Maranhão, São Luís, where he

is currently a Professor of electrical engineering. His research interest include electrical and machines drives, power electronics, energy systems, industrial automation and intelligent systems.